Making CSB+-trees processor conscious

Michael Samuel; Anders Uhl Pedersen; Philippe Bonnet

doi:10.1145/1114252.1114259

Making CSB+-trees processor conscious

Michael Samuel^*, Anders Uhl Pedersen, Philippe Bonnet

^*Corresponding author af dette arbejde

Datalogisk Institut

Publikation: Bidrag til bog/antologi/rapport › Konferencebidrag i proceedings › Forskning › peer review

6 Citationer (Scopus)

Abstract

Cache-conscious indexes, such as CSB+-tree, are sensitive to the underlying processor architecture. In this paper, we focus on how to adapt the CSB+-tree so that it performs well on a range of different processor architectures. Previous work has focused on the impact of node size on the performance of the CSB+-tree. We argue that it is necessary to consider a larger group of parameters in order to adapt CSB+-tree to processor architectures as different as Pentium and Itanium. We identify this group of parameters and study how it impacts the performance of CSB+-tree on Itanium 2. Finally, we propose a systematic method for adapting CSB+-tree to new platforms. This work is a first step towards integrating CSB+-tree in MySQL's heap storage manager.

Originalsprog	Engelsk
Titel	DaMoN '05: Proceedings of the 1st international workshop on Data management on new hardware
Antal sider	6
Forlag	Association for Computing Machinery
Publikationsdato	2005
ISBN (Elektronisk)	978-1-4503-7803-1
DOI	https://doi.org/10.1145/1114252.1114259
Status	Udgivet - 2005
Begivenhed	1st International Workshop on Data Management on New Hardware, DaMoN 2005, Co-located with ACM SIGMOD/PODS 2005 - Baltimore, MA, USA Varighed: 12 jun. 2005 → 12 jun. 2005

Konference

Konference	1st International Workshop on Data Management on New Hardware, DaMoN 2005, Co-located with ACM SIGMOD/PODS 2005
Land/Område	USA
By	Baltimore, MA
Periode	12/06/2005 → 12/06/2005

Adgang til dokumentet

10.1145/1114252.1114259

Biblioteksadgang?

Tjek tilgængelighed hos det Kgl. Bibliotek

Citationsformater

Samuel, M, Pedersen, AU & Bonnet, P 2005, Making CSB+-trees processor conscious. i DaMoN '05: Proceedings of the 1st international workshop on Data management on new hardware. Association for Computing Machinery, 1st International Workshop on Data Management on New Hardware, DaMoN 2005, Co-located with ACM SIGMOD/PODS 2005, Baltimore, MA, USA, 12/06/2005. https://doi.org/10.1145/1114252.1114259

@inproceedings{a88c0c8e40d941e0aceb7f461ef309a7,

title = "Making CSB+-trees processor conscious",

abstract = "Cache-conscious indexes, such as CSB+-tree, are sensitive to the underlying processor architecture. In this paper, we focus on how to adapt the CSB+-tree so that it performs well on a range of different processor architectures. Previous work has focused on the impact of node size on the performance of the CSB+-tree. We argue that it is necessary to consider a larger group of parameters in order to adapt CSB+-tree to processor architectures as different as Pentium and Itanium. We identify this group of parameters and study how it impacts the performance of CSB+-tree on Itanium 2. Finally, we propose a systematic method for adapting CSB+-tree to new platforms. This work is a first step towards integrating CSB+-tree in MySQL's heap storage manager.",

keywords = "B+-tree, Cache-conscious, Index",

author = "Michael Samuel and Pedersen, {Anders Uhl} and Philippe Bonnet",

year = "2005",

doi = "10.1145/1114252.1114259",

language = "English",

booktitle = "DaMoN '05: Proceedings of the 1st international workshop on Data management on new hardware",

publisher = "Association for Computing Machinery",

note = "1st International Workshop on Data Management on New Hardware, DaMoN 2005, Co-located with ACM SIGMOD/PODS 2005 ; Conference date: 12-06-2005 Through 12-06-2005",

}

TY - GEN

T1 - Making CSB+-trees processor conscious

AU - Samuel, Michael

AU - Pedersen, Anders Uhl

AU - Bonnet, Philippe

PY - 2005

Y1 - 2005

N2 - Cache-conscious indexes, such as CSB+-tree, are sensitive to the underlying processor architecture. In this paper, we focus on how to adapt the CSB+-tree so that it performs well on a range of different processor architectures. Previous work has focused on the impact of node size on the performance of the CSB+-tree. We argue that it is necessary to consider a larger group of parameters in order to adapt CSB+-tree to processor architectures as different as Pentium and Itanium. We identify this group of parameters and study how it impacts the performance of CSB+-tree on Itanium 2. Finally, we propose a systematic method for adapting CSB+-tree to new platforms. This work is a first step towards integrating CSB+-tree in MySQL's heap storage manager.

AB - Cache-conscious indexes, such as CSB+-tree, are sensitive to the underlying processor architecture. In this paper, we focus on how to adapt the CSB+-tree so that it performs well on a range of different processor architectures. Previous work has focused on the impact of node size on the performance of the CSB+-tree. We argue that it is necessary to consider a larger group of parameters in order to adapt CSB+-tree to processor architectures as different as Pentium and Itanium. We identify this group of parameters and study how it impacts the performance of CSB+-tree on Itanium 2. Finally, we propose a systematic method for adapting CSB+-tree to new platforms. This work is a first step towards integrating CSB+-tree in MySQL's heap storage manager.

KW - B+-tree

KW - Cache-conscious

KW - Index

U2 - 10.1145/1114252.1114259

DO - 10.1145/1114252.1114259

M3 - Article in proceedings

AN - SCOPUS:77954002843

BT - DaMoN '05: Proceedings of the 1st international workshop on Data management on new hardware

PB - Association for Computing Machinery

T2 - 1st International Workshop on Data Management on New Hardware, DaMoN 2005, Co-located with ACM SIGMOD/PODS 2005

Y2 - 12 June 2005 through 12 June 2005

ER -